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Abstract-Stochastic logic is based on digital pro-
cessing of random pulse stream. In this paper we pro-
pose a stochastic approach to the digital implementa-
tion of continuous time filters. The similarity between 
probability and Boolean algebras is exploited to obtain 
simple realizations. A design of a fourth order filter is 
presented. 
1. INTRODUCTION 
Stochastic systems make pseudo analog operations us-
ing stochastically coded pulse sequences [1], [2]. Informa-
tion is represented by the statistical mean value of a pulse 
sequence. In a binary logic, it is codified as the proba-
bility of taking a "high" level. Such a sequence can be 
generated by comparing a register to a random number 
generator (Fig. 1). Equation 1 give us the probability of 
an output high level. 
P(O " 1") Digital Value utput = = -~-::----2n (1) 
A probability can not be exactly measured but only esti-
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Fig. 1. Digital to stochastic conversion (DSC). 
mated as the relative frequency of "high" levels in a long· 
enough sequence. As a consequence, the stochastic com-
puting technique introduces errors in the form of variance 
when we attempt to estimate the number from the se-
quence. 
The two most common arithmetic operations on 
stochastic signals are multiplication and summation, 
shown in Fig. 2. Assuming that two stochastic signals are 
stochastically uncorrelated, the product of both of them 
can be computed by a single AND gate. Summation is 
a more difficult operation to perform. The simplest way 
is to use wired OR summation [3], but it is a non linear 
scheme: as the probability of "high" levels increase, pulse 
overlap also increases, and the summation saturates grad-
ually (Fig. 2b). Nevertheless, for low pulse densities is an 
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Fig. 2. Stochastic multiplication and summation. 
accuracy enough approach. Other techniques to perform 
summation are described in [4]-[6]. A low pass RC filter 
that integrates stochastic pulses is well suited to obtain 
its analog mean value. 
In this paper, we introduce a new approach to digi-
tal signal processing using stochastic logic. The informa-
tion carried out by a random pulse stream is dynamically 
processed with the elemental operations described before. 
The only premise is that the stochastic computation must 
be several order of magnitude faster than input signal dy-
namics. 
II. Low PASS FILTER 
Fig. 3a illustrates the basic scheme of a first order sys-
tem. The input signal is stochastic pulse stream repre-
senting a sinusoidal waveform. This analog information 
may be recovered with an analog low pass filter [7]. The 
input signal is compared with the output one with the 
block ADDER. Basically, this block is developing a wired 
OR summation, but taking into account a positive and a 
negative sign. It is a combinational module that imple-
ments the following equations: 
add(Xk,Yk) 
sig[add(xk' Yk)} 
= Xk Ef) Yk + xk(sig(Xk) Ef) sig(Yk) 
= xksig(Xk)(fik + Sig(Yk))+ 
Yksig(Yk)(Xk + Sig(Xk)) 
(2) 
The OR summation technique is justified because the out-
put of the ADDER block is an error Signal. So, it is a low 
density pulse stream. The error is time integrated with an 
up/down counter and then stochastically converted with 
a digital random number generator, following the scheme 
of figure 1. The most typical random number generator 
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Fig. 3. Low pass filter scheme. 
for stochastic computing is a linear feedback shift register 
(LFSR) [8] that allows a very simple and low area cost 
implementation of a random number generator. 
The output signal is a stochastic pulse sequence that 
follows the input pulse stream, but with a dynamic that 
depends on the counter size and the clock frequency [9]. 
Particularly, the time constant and the cutoff frequency 
of the system described is: 
(3) 
where n is the counter size and Fclk the system clock fre-
quency. The system transfer function is then given by: 
1 
G(s) = 1 + ST (4) 
The output is digitally available, from the counter, or ana-
logically available, through an external low pass filter. 
It can be noticed that our first order system has an 
infinite input impedance and a zero output impedance. 
So, it can be serialized to obtain higher order systems, 
but without loosing a unity gain. An equivalent analog 
systems appears in Fig. 4. In fact, a gain factor can 
Fig. 4. Equivalent analog systems with impedance isolation. 
be easily introduced (Fig. 3b). A k factor is introduced 
in the feed-back loop to achieve a 11k gain. The only 
restriction is that stochastic representation of information 
is ranged from 0 to 1. As a consequence, the input signal 
multiplied by the gain factor 11k must not exceed a unity 
value, because there is a saturation effect. Nevertheless, 
it is not a heavy restriction if we scale the whole problem 
to the required range. With a gain factor, the system 
transfer function is: 
G(S) _ 11k 
- 1 + s(Tlk) (5) 
From this equation it can be observed that a gain factor 
produces a proportional increment in the time constant. 
III. HIGH PASS FILTER 
The high pass filter can be obtained from the low pass 
one. The output pulse stream in Fig. 5 is obtained sub-
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Fig. 5. High pass filter scheme. 
tracting the input pulse stream with the low pass filter 
output. In this case, a sign summation can not be per-
formed using the OR technique, because we are not work-
ing with low pulse densities. An alternative solution is a 
multiplexed scheme. Using a multiplexor, we avoid pulse 
overlap, but the information is divided by two. To elim-
inate correlations, a stochastic bit sequence of the LFSR 
with probability 0.5 is utilized as the select input if the 
multiplexor [10]. 
The high pass filter transfer function is given by: 
ST 
G(s) = 1 + ST 
With the gain factor k, the new transfer function is: 
G(S) = (k - 1) + ST 
k+ST 
IV. ANALOG TO STOCHASTIC CONVERSION 
(6) 
(7) 
A digital to stochastic and a stochastic to digital con-
verter is well known in the literature and has been exten-
sively used from the beginning of stochastic computation 
[11]-[13]. An analog to digital and digital to analog con-
verter based on stochastic logic has been also developed 
in [14]. But there is not a clear structure to implement an 
analog to stochastic conversion. An analog random sig-
nal generator [15] may be used, but we propose a mixed 
analogi digital approach to this conversion, using a gen-
eralization of the first order system described before. In 
Fig. 6 there is a basic scheme for this conversion. The 
analog input signal Viet) is compared with the stochas-
tic pulse sequence integrated with simple RC integrating 
circuit. and the resulting error signal is integrated with 
the up I down counter. This structure is similar to the 
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Fig. 6. Analog to stochastic conversion. 
stochastic first order system, but with an external ana-
log comparator that leads to a PWM representation of 
information, instead of an error signal proportional to the 
input difference. 
RC integrating circuit dynamic must be higher than the 
input signal viet) dynamic. Again, we have a first order 
system with a transfer function determined by the counter 
size and frequency clock. Cutoff frequency is given by 
equation 3. 
V. PRACTICAL REALIZATION 
As an example, we have composed the previous circuits 
to obtain a fourth order low pass filter and a first order 
high pass filter. The block diagram of the 4th order one is 
shown in Fig. 7. The analog signal is stochastically con-
Fig. 7. Fourth order low pass filter block diagram. 
verted through the analog to stochastic converter. Four 
stochastic first order filters are then concatenated. All 
the digital processing has been implemented in a Xilinx 
programmable device (FPGA, 401OXL). Analogically we 
have only a signal adaptation and the RC integrating cir-
cuit plus the comparator for the analog to stochastic con-
version. In the FPGA is include the rest of the converter 
and the fourth order low pass filter. The design has been 
implemented with 8 bits for the analog to stochastic con-
version and 14 bits for the low pass filters. Frequency 
clock is 36 MHz. Mapping, placement and routing has 
been done with XACT M1.3 Foundation Series. In fig-
ure 8a we have the experimental frequency response for 
each stage of the filter, which has a cutoff frequency of 350 
Hz according to equation 3. Figure 9 is the experimen-
tal frequency response of the first order high pass filter. 
Figure 10 shows the waveforms directly captured from 
the oscilloscope display. They correspond to a 1st and 4th 
order low pass filter for a 50 Hz and 350 Hz sinusoidal 
input waveform. 
VI. CONCLUSIONS 
The use of stochastic logic for implementing systems 
dynamic provides a set of very simple circuits that can be 
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Fig. 8. Frequency response of each stage in the 4th order low-pass 
filter 
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Fig. 9. Frequency response of the pt high-pass filter 
digitally implemented. As a result, the implementation of 
a continuous time system using digital circuits is achieved. 
The analog to stochastic conversion solves the problem of 
the stochastic pulse stream generation. This approach 
to filter designs allows a low area cost implementation 
in programmable devices and can be applied to develop 
embedded systems [16] that process digitally an analog 
information. 
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